

# Single Channel, High Speed Optocouplers

### Technical Data

6N135/6 HCNW135/6 HCNW4502/3 HCPL-0452/3 HCPL-0500/1 HCPL-4502/3

#### **Features**

- 15 kV/ $\mu$ s Minimum Common Mode Transient Immunity at  $V_{CM} = 1500 \text{ V } (4503/0453)$
- High Speed: 1 Mb/s
- TTL Compatible
- Available in 8-Pin DIP, SO-8, Widebody Packages
- Open Collector Output
- Guaranteed Performance from Temperature: 0°C to 70°C
- Safety Approval

UL Recognized – 2500 V rms for 1 minute (5000 V rms for 1 minute for HCNW and Option 020 devices) per UL1577

CSA Approved

VDE 0884 Approved

 $-V_{IORM} = 630 \text{ V}$  peak for HCPL-4503#060

 $-V_{IORM} = 1414 V_{peak}$  for HCNW devices

BSI Certified

(HCNW devices only)

- Dual Channel Version Available (253X/4534/053X/ 0534)
- MIL-STD-1772 Version Available (55XX/65XX/4N55)


#### **Applications**

- High Voltage Insulation
- Video Signal Isolation
- Power Transistor Isolation in Motor Drives
- Line Receivers
- Feedback Element in Switched Mode Power Supplies
- High Speed Logic Ground Isolation – TTL/TTL, TTL/ CMOS, TTL/LSTTL
- Replaces Pulse Transformers
- Replaces Slow Phototransistor Isolators
- Analog Signal Ground Isolation

#### **Description**

These diode-transistor optocouplers use an insulating layer between a LED and an integrated photodetector to provide electrical insulation between input and output. Separate connections for the photodiode bias and output-transistor collector increase the speed up to a hundred times that of a conventional phototransistor coupler by reducing the base-collector capacitance.

#### **Functional Diagram**



TRUTH TABLE (POSITIVE LOGIC)

LED V<sub>O</sub>
ON LOW
OFF HIGH

\* NOTE: FOR 4502/3, 0452/3, PIN 7 IS NOT CONNECTED.

A  $0.1~\mu F$  bypass capacitor must be connected between pins 5 and 8.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

These single channel optocouplers are available in 8-Pin DIP, SO-8 and Widebody package configurations.


The 6N135, HCPL-0500, and HCNW135 are for use in TTL/CMOS, TTL/LSTTL or wide bandwidth analog applications. Current transfer ratio (CTR) for these devices is 7% minimum at  $I_{\rm F}\,=\,16$  mA.

The 6N136, HCPL-0501, and HCNW136 are designed for high speed TTL/TTL applications. A standard 16 mA TTL sink current through the input LED will provide enough output current

for 1 TTL load and a 5.6 k $\Omega$  pull-up resistor. CTR for these devices is 19% minimum at  $I_F$  = 16 mA.

The HCPL-4502, HCPL-0452, and HCNW4502 provide the electrical and switching performance of the 6N136, HCPL-0501, and HCNW136 with increased ESD protection.

The HCPL-4503, HCPL-0453, and HCNW4503 are similar to the HCPL-4502, HCPL-0452, and HCNW4502 optocouplers but have increased common mode transient immunity of 15 kV/ $\mu$ s minimum at  $V_{CM}=1500\,V$  guaranteed.



\* NOTE: FOR HCPL-4502/-3, HCPL-0452/3, HCNW4502/3, PIN 7 IS NOT CONNECTED.

#### **Selection Guide**

Minimum CMR			8-Pin DIP	(300 Mil)	Small-Out	line SO-8	Widebody (400 Mil)	Hermetic
dV/dt (V/μs)	V <sub>CM</sub> (V)	Current Transfer Ratio (%)	Single Channel Package	Dual Channel Package*	Single Channel Package	Dual Channel Package*	Single Channel Package	Single and Dual Channel Packages*
1,000	10	7	6N135	HCPL-2530	HCPL-0500	HCPL-0530	HCNW135	
		19	6N136 HCPL-4502†	HCPL-2531	HCPL-0501 HCPL-0452†	HCPL-0531	HCNW136 HCNW4502†	
15,000	1500	19	HCPL-4503†	HCPL-4534	HCPL-0453†	HCPL-0534	HCNW4503†	
1,000	10	9						HCPL-55XX HCPL-65XX 4N55

<sup>\*</sup>Technical data for these products are on separate HP publications.

#### **Ordering Information**

Specify Part Number followed by Option Number (if desired).

Example:

Option data sheets available. Contact your Hewlett-Packard sales representative or authorized distributor for information.


<sup>†</sup>Pin 7, transistor base, is not connected.

<sup>\*</sup>For 6N135/6 and HCPL-4502/3 only.


<sup>\*\*</sup>For HCPL-4503 only. Combination of Option 020 and Option 060 is not available.

<sup>†</sup>Gull wing surface mount option applies to through hole parts only.


#### Package Outline Drawings 8-Pin DIP Package (6N135/6, HCPL-4502/3)




#### 8-Pin DIP Package with Gull Wing Surface Mount Option 300 (6N135/6, HCPL-4502/3)




#### Small Outline SO-8 Package (HCPL-0500/1, HCPL-0452/3)




#### 8-Pin Widebody DIP Package (HCNW135/6, HCNW4502/3)



### 8-Pin Widebody DIP Package with Gull Wing Surface Mount Option 300 (HCNW135/6, HCNW4502/3)



## Solder Reflow Temperature Profile (HCPL-0500/1, HCPL-0452/3, and Gull Wing Surface Mount Option Parts)



Note: Use of Non-Chlorine Activated Fluxes is Recommended.

#### **Regulatory Information**

The devices contained in this data sheet have been approved by the following organizations:

#### $\mathbf{UL}$

Recognized under UL 1577, Component Recognition Program, File E55361.

#### **CSA**

Approved under CSA Component Acceptance Notice #5, File CA 88324.

#### **VDE**

Approved according to VDE 0884/06.92 (HCNW and Option 060 devices only).

#### **BSI**

Certification according to BS451:1994, (BS EN60065:1994); BS EN60950:1992 (BS7002:1992) and EN41003:1993 for Class II applications (HCNW devices only).

#### **Insulation and Safety Related Specifications**

		8-Pin DIP	000	Widebody		
Parameter	Symbol	(300 Mil) Value	SO-8 Value	(400 Mil) Value	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.1	4.9	9.6	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	7.4	4.8	10.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	1.0	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Minimum Internal Tracking (Internal Creepage)		NA	NA	4.0	mm	Measured from input terminals to output terminals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	200	200	200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa	IIIa	IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

## VDE 0884 Insulation Related Characteristics (HCPL-4503 OPTION 060 ONLY)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 300 V rms		I-IV	
for rated mains voltage ≤ 450 V rms		I-III	
Climatic Classification		55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	$V_{IORM}$	630	V peak
Input to Output Test Voltage, Method b* $V_{IORM} \ x \ 1.875 = V_{PR}, \ 100\% \ Production \ Test \ with \ t_m = 1 \ sec, \\ Partial \ Discharge < 5 \ pC$	$ m V_{PR}$	1181	V peak
Input to Output Test Voltage, Method a* $V_{IORM} \times 1.5 = V_{PR}$ , Type and sample test, $t_m = 60$ sec, Partial Discharge $< 5$ pC	$ m V_{PR}$	945	V peak
Highest Allowable Overvoltage* (Transient Overvoltage, t <sub>ini</sub> = 10 sec)	$V_{IOTM}$	6000	V peak
Safety Limiting Values (Maximum values allowed in the event of a failure, also see Figure 9, Thermal Derating curve.)			
Case Temperature	$T_{\rm S}$	175	$^{\circ}\mathrm{C}$
Input Current	$I_{S,INPUT}$	230	mA
Output Power	P <sub>S,OUTPUT</sub>	600	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500 \text{ V}$	$R_{S}$	≥ 10 <sup>9</sup>	Ω

#### VDE 0884 Insulation Related Characteristics (HCNW135/6, HCNW4502/3 ONLY)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 600 V rms		I-IV	
for rated mains voltage ≤ 1000 V rms		I-III	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	$V_{IORM}$	1414	V peak
Input to Output Test Voltage, Method b*			
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec,	$ m V_{PR}$	2652	V peak
Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a*			
$V_{IORM} \times 1.5 = V_{PR}$ , Type and sample test,	$V_{ m PR}$	2121	V peak
$t_m = 60 \text{ sec}$ , Partial Discharge $< 5 \text{ pC}$			
Highest Allowable Overvoltage*			
(Transient Overvoltage, $t_{ini} = 10 \text{ sec}$ )	$V_{IOTM}$	8000	V peak
Safety Limiting Values			
(Maximum values allowed in the event of a failure,			
also see Figure 9, Thermal Derating curve.)			
Case Temperature	$\mathrm{T_{S}}$	150	$^{\circ}\!\mathrm{C}$
Input Current	$I_{S,INPUT}$	400	mA
Output Power	$P_{S,OUTPUT}$	700	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500 \text{ V}$	$R_{S}$	$\geq 10^{9}$	Ω

<sup>\*</sup>Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section (VDE 0884), for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

### **Absolute Maximum Ratings**

Parameter	Symbol	Device	Min.	Max.	Units	Note
Storage Temperature*	$T_{\mathbf{S}}$		-55	125	$^{\circ}\mathrm{C}$	
Operating Temperature*	TA	8-Pin DIP SO-8	-55	100	$^{\circ}\mathrm{C}$	
		Widebody	-55	85	Ī	
Average Forward Input Current*	I <sub>F(AVG)</sub>			25	mA	1
Peak Forward Input Current*	I <sub>F(PEAK)</sub>	8-Pin DIP				2
(50% duty cycle, 1 ms pulse width)		SO-8		50	mA	
(50% duty cycle, 1 ms pulse width)		Widebody		40		
Peak Transient Input Current*	I <sub>F(TRANS)</sub>	8-Pin DIP		1	Α	
(≤ 1 µs pulse width, 300 pps)		SO-8				
		Widebody		0.1		
Reverse LED Input Voltage* (Pin 3-2)	$V_{ m R}$	8-Pin DIP		5	V	
		SO-8				
		Widebody		3		
Input Power Dissipation*	$P_{IN}$	8-Pin DIP		45	mW	3
		SO-8				
		Widebody		40		
Average Output Current* (Pin 6)	I <sub>O(AVG)</sub>			8	mA	
Peak Output Current*	I <sub>O(PEAK)</sub>			16	mA	
Emitter-Base Reverse Voltage* (Pin 5-7, except 4502/3, 0452/3)	$V_{ m EBR}$			5	V	
Supply Voltage (Pin 8-5)	$V_{\rm CC}$		-0.5	30	V	
Output Voltage (Pin 6-5)	V <sub>O</sub>		-0.5	20	V	
Supply Voltage* (Pin 8-5)	$V_{\rm CC}$		-0.5	15	V	
Output Voltage* (Pin 6-5)	V <sub>O</sub>		-0.5	15	V	
Base Current* (Pin 7, except 4502/3, 0452/3)	$I_{\mathrm{B}}$			5	mA	
Output Power Dissipation*	Po			100	mW	4
Lead Solder Temperature*						
(Through-Hole Parts Only)						
1.6 mm below seating plane, 10 seconds	${ m T_{LS}}$	8-Pin DIP		260	$^{\circ}\mathrm{C}$	
up to seating plane, 10 seconds		Widebody		260	$^{\circ}\mathrm{C}$	
Reflow Temperature Profile	$T_{ m RP}$	SO-8 and Option 300		ackage ( wings se		

<sup>\*</sup>Data has been registered with JEDEC for the  $6\mathrm{N}135/6\mathrm{N}136$  .

Electrical Specifications (DC) Over recommended temperature ( $T_A = 0$ °C to 70°C) unless otherwise specified. See note 13.

Parameter	Symbol	Device	Min.	<b>Typ.**</b>	Max.	Units		Test Conditions	s	Fig.	Note
Current	CTR*	6N135	7	18	50	%	$T_A = 25$ °C	$V_{O} = 0.4 \text{ V}$ $V_{O} = 0.5 \text{ V}$	$I_F = 16 \text{ mA},$	1, 2,	5, 11
Transfer Ratio		HCPL-0500	5	19		1		$V_0 = 0.5 \text{ V}$	$V_{CC} = 4.5 \text{ V}$	4	
		HCNW135						_			
		6N136	19	24	50		$T_A = 25$ °C	$V_0 = 0.4 \text{ V}$	1		
		HCPL-4502/3						· ·			
		HCPL-0501									
		HCPL-0452/3	15	25				$V_0 = 0.5 \text{ V}$			
		HCNW136									
		HCNW4502/3									
Logic Low	$V_{OL}$	6N135		0.1	0.4	V	$T_A = 25$ °C	$I_0 = 1.1 \text{ mA}$	$I_{\rm F} = 16  {\rm mA},$		
Output Voltage		HCPL-0500		0.1	0.5	1		$I_0 = 0.8 \text{ mA}$	$V_{CC} = 4.5 \text{ V}$		
		HCNW135									
		6N136		0.1	0.4		$T_A = 25$ °C	$I_0 = 3.0 \text{ mA}$			
		HCPL-4502/3		0.1	0.5			$I_0 = 2.4 \text{ mA}$			
		HCPL-0501									
		HCPL-0452/3									
		HCNW136									
		HCNW4502/3									
Logic High	I <sub>OH</sub> *			0.003	0.5	μΑ	$T_A = 25$ °C	$V_{O} = V_{CC} = 5.5 \text{ V}$ $V_{O} = V_{CC} = 15 \text{ V}$	$I_F = 0 \text{ mA}$	7	
Output Current				0.01	1	1	$T_A = 25$ °C	$V_O = V_{CC} = 15 \text{ V}$	1		
					50						
Logic Low	$I_{CCL}$			50	200	μΑ	$I_F = 16 \text{ mA}$	$V_{\rm O} = {\rm Open}, V_{\rm CC} = {\rm Open}$	= 15 V		13
Supply Current											
Logic High	I <sub>CCH</sub> *			0.02	1	μΑ	$T_A = 25$ °C	$I_F = 0 \text{ mA}, V_O = 0$	pen,		13
Supply Current					2			$V_{CC} = 15 \text{ V}$ $I_F = 16 \text{ mA}$			
Input Forward	$V_{\rm F}^*$	8-Pin DIP		1.5	1.7	V	$T_A = 25$ °C	$I_F = 16 \text{ mA}$		3	
Voltage		SO-8			1.8			•			
		Widebody	1.45	1.68	1.85		$T_A = 25$ °C	$I_F = 16 \text{ mA}$			
			1.35		1.95			•			
Input Reverse	$\mathrm{BV_R}^*$	8-Pin DIP	5			V	$I_R = 10 \mu A$				
Breakdown		SO-8									
Voltage		Widebody	3				$I_{R} = 100 \mu$ $I_{F} = 16 \text{ mA}$	A			
Temperature	$\Delta V_{ m F}$	8-Pin DIP		-1.6		mV/°C	$I_F = 16 \text{ mA}$				
Coefficient of	$\overline{\Delta T_{A}}$	SO-8									
Forward Voltage		Widebody		-1.9	1						
Input	$C_{IN}$	8-Pin DIP		60		pF	f = 1  MHz,	$V_F = 0 V$			
Capacitance		SO-8									
		Widebody		90	1						
Transistor DC	$h_{\mathrm{FE}}$	8-Pin DIP		150			$V_0 = 5 \text{ V, I}_0$	$_{0} = 3 \text{ mA}$			
Current		SO-8		130	t			$I_{\rm B}=20~\mu{\rm A}$		1	
Gain		Widebody		180	1		$V_0 = 5 \text{ V}, I_0$	$_{\rm o} = 3 \text{ mA}$		1	
		, i		160	1			$I_{\rm R} = 20  \mu A$		1	

<sup>\*</sup>For JEDEC registered parts. \*\*All typicals at  $T_{\!A}=25^\circ\!\mathrm{C}.$ 

Switching Specifications (AC) Over recommended temperature ( $T_A = 0$ °C to 70°C),  $V_{CC} = 5$  V,  $I_F = 16$  mA unless otherwise specified.

Parameter	Sym.	Device	Min.	Тур.**	Max.	Units		est Conditions	Fig.	Note
Propagation Delay Time to Logic Low	t <sub>PHL</sub> *	6N135 HCPL-0500 HCNW135		0.2	1.5 2.0	μs	$T_A = 25$ °C	$R_{L} = 4.1 \text{ k}\Omega$	5, 6, 11	8, 9
at Output		6N136 HCPL-4502/3 HCPL-0501		0.2	0.8		$T_A = 25$ °C	$R_{\rm L} = 1.9 \; k\Omega$		
		HCPL-0452/3 HCNW136 HCNW4502/3			1.0					
Propagation Delay Time to Logic High at	t <sub>PLH</sub> *	6N135 HCPL-0500 HCNW135		1.3	1.5 2.0	μs	$T_A = 25$ °C	$R_{L} = 4.1 \text{ k}\Omega$	5, 6, 11	8, 9
Output		6N136 HCPL-4502/3 HCPL-0501		0.6	0.8		$T_A = 25$ °C	$R_{\rm L} = 1.9 \; {\rm k}\Omega$		
		HCPL-0452/3 HCNW136 HCNW4502/3			1.0					
Common Mode Transient Immunity at	CM <sub>H</sub>	6N135 HCPL-0500 HCNW135		1		kV/μs	$R_{L} = 4.1 \text{ k}\Omega$	$\begin{split} I_F &= 0 \text{ mA, } T_A = 25 \text{°C,} \\ V_{CM} &= 10 \text{ V}_{\text{P-P}} \\ C_L &= 15 \text{ pF} \end{split}$	12	7, 8, 9
Logic High Level Output		6N136 HCPL-4502 HCPL-0501 HCPL-0452 HCNW4502		1			$R_L = 1.9 \text{ k}\Omega$			
		HCPL-4503 HCPL-0453 HCNW4503	15	30			$R_L = 1.9 \text{ k}\Omega$	$\begin{split} I_{F} &= 0 \text{ mA, } T_{A} = 25 ^{\circ}\text{C,} \\ V_{CM} &= 1500 \text{ V}_{\text{p-p}}, \\ C_{L} &= 15 \text{ pF} \end{split}$		
Common Mode Transient Immunity at	CM <sub>L</sub>	6N135 HCPL-0500 HCNW135		1		kV/μs	$R_L = 4.1 \text{ k}\Omega$	$\begin{split} I_F &= 16 \text{ mA, } T_A = 25 \text{°C,} \\ V_{CM} &= 10 \ V_{p\text{-}p} \\ C_L &= 15 \ pF \end{split}$	12	7, 8, 9
Logic Low Level Output		6N136 HCPL-4502 HCPL-0501 HCPL-0452 HCNW4502		1			$R_L = 1.9 \text{ k}\Omega$			
		HCPL-4503 HCPL-0453 HCNW4503	15	30			$R_L = 1.9 \text{ k}\Omega$	$\begin{split} I_F &= 16 \text{ mA, } T_A = 25 \text{°C,} \\ V_{CM} &= 1500 \text{ V}_{p\text{-}p}, \\ C_L &= 15 \text{ pF} \end{split}$		
Bandwidth	BW	6N135/6 HCPL-0500/1		9		MHz	See Test Circ	uit	8, 10	10
		HCNW135/6		11						<u> </u>

<sup>\*</sup>For JEDEC registered parts. \*\*All typicals at  $T_A = 25$  °C.

#### **Package Characteristics**

Over recommended temperature ( $T_A = 0$ °C to 70°C) unless otherwise specified.

Parameter	Sym.	Device	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Input-Output	$V_{\rm ISO}$	8-Pin DIP	2500			V rms	RH < 50%,		6, 14
Momentary		SO-8					t = 1  min.,		
Withstand		Widebody	5000				$T_A = 25$ °C		6, 15
Voltage**									
		8-Pin DIP	5000						6, 12,
		(Option 020)							15
	$I_{\text{I-O}}$	8-Pin DIP			1	μA	45%  RH, t = 5  s,		6, 16
							$V_{I-O} = 3 \text{ kVdc},$		
							$T_A = 25$ °C		
Input-Output	R <sub>I-O</sub>	8-Pin DIP		$10^{12}$		Ω	$V_{\text{I-O}} = 500  \text{Vdc}$		6
Resistance		SO-8							
		Widebody	$10^{12}$	$10^{13}$			$T_A = 25$ °C		
			$10^{11}$				$T_{A} = 100^{\circ}C$		
Input-Output	C <sub>I-O</sub>	8-Pin DIP		0.6		pF	f = 1  MHz		6
Capacitance		SO-8							
		Widebody		0.5	0.6				

<sup>\*</sup>All typicals at  $T_A = 25$ °C.

#### Notes

- 1. Derate linearly above 70°C free-air temperature at a rate of 0.8 mA/°C (8-Pin DIP). Derate linearly above 85°C free-air temperature at a rate of 0.5 mA/°C (SO-8).
- Derate linearly above 70°C free-air temperature at a rate of 1.6 mA/°C (8-Pin DIP).
   Derate linearly above 85°C free-air temperature at a rate of 1.0 mA/°C (SO-8).
- Derate linearly above 70°C free-air temperature at a rate of 0.9 mW/°C (8-Pin DIP).
   Derate linearly above 85°C free-air temperature at a rate of 1.1 mW/°C (SO-8).
- 4. Derate linearly above 70°C free-air temperature at a rate of 2.0 mW/°C (8-Pin DIP). Derate linearly above 85°C free-air temperature at a rate of 2.3 mW/°C (SO-8).
- 5. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current, I<sub>O</sub>, to the forward LED input current, I<sub>F</sub>, times 100.
- 6. Device considered a two-terminal device: Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
- 7. Common mode transient immunity in a Logic High level is the maximum tolerable (positive)  $dV_{CM}/dt$  on the leading edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic High state (i.e.,  $V_0 > 2.0$  V). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative)  $dV_{CM}/dt$  on the trailing edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic Low state (i.e.,  $V_0 < 0.8$  V).
- 8. The 1.9 k $\Omega$  load represents 1 TTL unit load of 1.6 mA and the 5.6 k $\Omega$  pull-up resistor.
- 9. The 4.1 k $\Omega$  load represents 1 LSTTL unit load of 0.36 mA and 6.1 k $\Omega$  pull-up resistor.
- 10. The frequency at which the ac output voltage is 3 dB below its mid-frequency value.
- 11. The JEDEC registration for the 6N136 specifies a minimum CTR of 15%. HP guarantees a minimum CTR of 19%.
- 12. See Option 020 data sheet for more information.
- 13. Use of a 0.1 µf bypass capacitor connected between pins 5 and 8 is recommended.
- 14. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq 3000$  V rms for 1 second (leakage detection current limit,  $I_{I-O} \leq 5 \mu A$ ). This test is performed before the 100% Production test shown in the VDE 0884 Insulation Related Characteristics Table if applicable.
- 15. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq 6000 \text{ V}$  rms for 1 second (leakage detection current limit,  $I_{LO} \leq 5 \mu A$ ). This test is performed before the 100% Production test shown in the VDE 0884 Insulation Related Characteristics Table if applicable.
- 16. This rating is equally validated by an equivalent ac proof test.

<sup>\*\*</sup>The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Related Characteristics Table (if applicable), your equipment level safety specification or HP Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage," publication number 5963-2203E.




Figure 1. DC and Pulsed Transfer Characteristics.





Figure 2. Current Transfer Ratio vs. Input Current.



 ${\bf Figure~3.~Input~Current~vs.~Forward~Voltage.}$ 




Figure 4. Current Transfer Ratio vs. Temperature.





Figure 5. Propagation Delay vs. Temperature.



 $\label{eq:conditional} \textbf{Figure 6. Propagation Delay Time vs. Load Resistance.}$ 




Figure 7. Logic High Output Current vs. Temperature.




Figure 8. Small-Signal Current Transfer Ratio vs. Quiescent Input Current.




Figure 9. Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per VDE 0884.




Figure 10. Frequency Response.






Figure 11. Switching Test Circuit.




Figure 12. Test Circuit for Transient Immunity and Typical Waveforms.

www.hp.com/go/isolator

For technical assistance or the location of your nearest Hewlett-Packard sales office, distributor or representative call:

**Americas/Canada:** 1-800-235-0312 or 408-654-8675

 $\begin{tabular}{ll} \textbf{Far East/Australasia:} Call your local HP \\ sales office. \end{tabular}$ 

Japan: (81 3) 3335-8152

Europe: Call your local HP sales office.

Data subject to change.

Copyright © 1998 Hewlett-Packard Co.

Obsoletes  $5965\text{-}3605\mathrm{E}$ 

Printed in U.S.A. 5968-1092E (7/98)