## FEATURES

- All-silicon time delay
- 5 taps equally spaced
- Delays are stable and precise
- Both leading and trailing edge accuracy
- Delay tolerance $\pm 5 \%$ or $\pm 2 \mathrm{~ns}$, whichever is greater
- Low-power CMOS
- TTL/CMOS-compatible
- Vapor phase, IR and wave solderable
- Custom delays available
- Fast turn prototypes
- Extended temperature range available (DS1000-IND)


## PIN ASSIGNMENT



## PIN DESCRIPTION

TAP 1-TAP 5 - TAP Output Number
$V_{C C} \quad-+5$ Volts
GND - Ground

NC - No Connection
IN - Input

## DESCRIPTION

The DS1000 series delay lines have five equally spaced taps providing delays from 4 ns to 500 ns . These devices are offered in a standard 14-pin DIP that is pin-compatible with hybrid delay lines. Alternatively, 8 -pin DIPs and surface mount packages are available to save PC board area. Low cost and superior reliability over hybrid technology is achieved by the combination of a $100 \%$ silicon delay line and industry standard DIP and SOIC packaging. In order to maintain complete pin compatibility, DIP packages are available with hybrid lead configurations. The DS1000 series delay lines pro-
vide a nominal accuracy of $\pm 5 \%$ or $\pm 2 \mathrm{~ns}$, whichever is greater. The DS1000 5-Tap Silicon Delay Line reproduces the input logic state at the output after a fixed delay as specified by the extension of the part number after the dash. The DS1000 is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to ten 74 LS loads.

Dallas Semiconductor can customize standard products to meet special needs. For special requests and rapid delivery, call (972) 371-4348.

LOGIC DIAGRAM Figure 1


DS1000 PART NUMBER DELAY TABLE (all values in ns) Table 1

| PART \# DS1000- | TAP 1 |  |  | TAP 2 |  |  | TAP 3 |  |  | TAP 4 |  |  | TAP 5 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Nom | TOLERANCE |  | Nom | TOLERANCE |  | Nom | TOLERANCE |  | Nom | TOLERANCE |  | Nom | TOLERANCE |  |
|  |  | Init | Temp |  | Init | Temp |  | Init | Temp |  | Init | Temp |  | Init | Temp |
| -20 | 4 | 2 | 1 | 8 | 2 | 1 | 12 | 2 | 1 | 16 | 2 | 1 | 20 | 2 | 1 |
| -25 | 5 | 2 | 1 | 10 | 2 | 1 | 15 | 2 | 1 | 20 | 2 | 1 | 25 | 2 | 1 |
| -30 | 6 | 2 | 1 | 12 | 2 | 1 | 18 | 2 | 1 | 24 | 2 | 1 | 30 | 2 | 1 |
| -35 | 7 | 2 | 1 | 14 | 2 | 1 | 21 | 2 | 1 | 28 | 2 | 1 | 35 | 2 | 1.1 |
| -40 | 8 | 2 | 1 | 16 | 2 | 1 | 24 | 2 | 1 | 32 | 2 | 1 | 40 | 2 | 1.2 |
| -45 | 9 | 2 | 1 | 18 | 2 | 1 | 27 | 2 | 1 | 36 | 2 | 1.1 | 45 | 2.3 | 1.4 |
| -50 | 10 | 2 | 1 | 20 | 2 | 1 | 30 | 2 | 1 | 40 | 2 | 1.2 | 50 | 2.5 | 1.5 |
| -60 | 12 | 2 | 1 | 24 | 2 | 1 | 36 | 2 | 1.1 | 48 | 2.4 | 1.5 | 60 | 3 | 1.8 |
| -75 | 15 | 2 | 1 | 30 | 2 | 1 | 45 | 2.3 | 1.4 | 60 | 3 | 1.8 | 75 | 3.8 | 2.3 |
| -100 | 20 | 2 | 1 | 40 | 2 | 1.2 | 60 | 3 | 1.8 | 80 | 4 | 2.4 | 100 | 5 | 3 |
| -125 | 25 | 2 | 1 | 50 | 2.5 | 1.5 | 75 | 3.8 | 2.3 | 100 | 5 | 3 | 125 | 6.3 | 3.8 |
| -150 | 30 | 2 | 1 | 60 | 3 | 1.8 | 90 | 4.5 | 2.7 | 120 | 6 | 3.6 | 150 | 7.5 | 4.5 |
| -175 | 35 | 2 | 1.1 | 70 | 3.5 | 2.1 | 105 | 5.3 | 3.2 | 140 | 7 | 4.2 | 175 | 8.8 | 5.3 |
| -200 | 40 | 2 | 1.2 | 80 | 4 | 2.4 | 120 | 6 | 3.6 | 160 | 8 | 4.8 | 200 | 10 | 6 |
| -250 | 50 | 2.5 | 1.5 | 100 | 5 | 3 | 150 | 7.5 | 4.5 | 200 | 10 | 6 | 250 | 12.5 | 7.5 |
| -500 | 100 | 5 | 3 | 200 | 10 | 6 | 300 | 15 | 9 | 400 | 20 | 12 | 500 | 25 | 15 |

## NOTES:

1. Initial tolerances are $\pm$ with respect to the nominal value at $25^{\circ} \mathrm{C}$ and 5 V .
2. Temperature tolerance is $\pm$ with respect to the initial delay value over a range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
3. The delay will also vary with supply voltage, typically by less than $4 \%$ over the range 4.75 to 5.25 V .
4. All tap delays tend to vary unidirectionally with temperature or voltage changes. For example, if TAP 1 slows down, all other taps also slow down; TAP3 can never be faster than TAP2.
5. Intermediate delay values and packaging variations are available on a custom basis. For further information, call (972) 371-4348.

## ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground
-1.0 V to +7.0 V
Operating Temperature
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Soldering Temperature
Short Circuit Output Current
$260^{\circ} \mathrm{C}$ for 10 seconds
50 mA for 1 second

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


## DC ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%\right)$

| PARAMETER | SYM | TEST CONDITION | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 4.75 | 5.00 | 5.25 | V | 6 |
| High Level Input Volt- <br> age | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V | 6 |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.5 |  | 0.8 | V | 6 |
| Input Leakage Current | $\mathrm{I}_{\mathrm{I}}$ | $0.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -1.0 |  | 1.0 | uA |  |
| Active Current | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max; Period $=$ |  |  |  |  |  |
| Min. |  |  |  |  |  |  |  |

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Pulse Width | twI | $40 \%$ of <br> Tap 5 <br> tPLH $^{2}$ |  |  | ns | 8 |
| Input to Tap Delay (leading edge) | tPLH |  | Table 1 |  | ns | $1,2,3,4$, <br> 5,10 |
| Input to Tap Delay (trailing edge) | tPHL |  | Table 1 |  | ns | $1,2,3,4$, <br> 5,10 |
| Power-up Time | tPU |  |  | 100 | ms |  |
| Input Period | Period | 4 (twI) |  |  | ns | 8 |

CAPACITANCE
$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ |  | 5 | 10 | pF |  |

## NOTES:

6. All voltages are referenced to ground.
7. Measured with outputs open.
8. Pulse width and period specifications may be exceeded; however, accuracy may be impaired depending on application (decoupling, layout, etc.). The device will remain functional with pulse widths down to $20 \%$ of Tap 5 delay, and input periods as short as 2( $\mathrm{t}_{\mathrm{WI}}$ ).
9. $\mathrm{I}_{\mathrm{Cc}}$ is a function of frequency and TAP 5 delay. Only a -25 operating with a 40 ns period and $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ will have an $\mathrm{I}_{\mathrm{CC}}=75 \mathrm{~mA}$. For example a -100 will never exceed 30 mA , etc.
10. See "Test Conditions" section at the end of this data sheet.

TIMING DIAGRAM: SILICON DELAY LINE Figure 2


## TEST CIRCUIT Figure 3



## TERMINOLOGY

Period: The time elapsed between the leading edge of the first pulse and the leading edge of the following pulse.
$\mathbf{t}_{\text {WI }}$ (Pulse Width): The elapsed time on the pulse between the 1.5 V point on the leading edge and the 1.5 V point on the trailing edge or the 1.5 V point on the trailing edge and the 1.5 V point on the leading edge.
$\mathbf{t}_{\text {RISE }}$ (Input Rise Time): The elapsed time between the $20 \%$ and the $80 \%$ point on the leading edge of the input pulse.
$\mathbf{t}_{\text {FALL }}$ (Input Fall Time): The elapsed time between the $80 \%$ and the $20 \%$ point on the trailing edge of the input pulse.
$\mathbf{t}_{\text {PLH }}$ (Time Delay, Rising): The elapsed time between the 1.5 V point on the leading edge of the input pulse and the 1.5 V point on the leading edge of any tap output pulse.
$t_{\text {PHL }}$ (Time Delay, Falling): The elapsed time between the 1.5 V point on the trailing edge of the input pulse and the 1.5 V point on the trailing edge of any tap output pulse.

## TEST SETUP DESCRIPTION

Figure 3 illustrates the hardware configuration used for measuring the timing parameters on the DS1000. The input waveform is produced by a precision pulse generator under software control. Time delays are measured by a time interval counter ( 20 ps resolution) connected between the input and each tap. Each tap is selected and connected to the counter by a VHF switch control unit. All measurements are fully automated, with each instrument controlled by a central computer over an IEEE 488 bus.

## TEST CONDITIONS

## INPUT :

Ambient Temperature: $25^{\circ} \mathrm{C} \pm 3^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ): $5.0 \mathrm{~V} \pm 0.1 \mathrm{~V}$
Input Pulse
High $=3.0 \mathrm{~V} \pm 0.1 \mathrm{~V}$ Low $=0.0 \mathrm{~V} \pm 0.1 \mathrm{~V}$
Source Impedance: 50 ohm Max.
Rise and Fall Time: 3.0 ns Max. (measured between 0.6 V and 2.4 V )
Pulse Width: $\quad 500 \mathrm{~ns}(1 \mu \mathrm{~s}$ for -500$)$
Period: $1 \mu \mathrm{~s}(2 \mu \mathrm{~s}$ for -500$)$

## OUTPUT:

Each output is loaded with the equivalent of one 74F04 input gate. Delay is measured at the 1.5 V level on the rising and falling edge.

NOTE:
Above conditions are for test only and do not restrict the operation of the device under other data sheet conditions.

